){kind=logo}
){kind=logo}
Balancing Performance & Efficiency in Next-Generation Chip Design (panel)
-
Balancing PPAC in increasingly complex chip architectures
-
Architecture-level trade-offs for AI, automotive & edge applications
-
System design strategies for chiplets, heterogeneous compute & advanced packaging
-
Managing IP integration, verification & security across complex design ecosystems
-
Bridging design & deployment: aligning silicon decisions with system requirements & cross-team integration
